CPCI-QIPC

Intelligent IP CARRIER for *CPCI*[™] systems Up to Four IndustryPack_® Modules Dual Ported SRAM between CPCI and DSP C31

REFERENCE MANUAL

739-11-000-4000 Version 1.1 May 1998

ALPHI TECHNOLOGY CORPORATION

6202 S. Maple Avenue #120 Tempe, AZ 85283 USA Tel: (480) 838-2428 Fax: (480) 838-4477

NOTICE

The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, ALPHI TECHNOLOGY assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contain herein.

ALPHI TECHNOLOGY reserves the right to make any changes, without notice, to this or any of ALPHI TECHNOLOGY's products to improve reliability, performance, function or design.

ALPHI TECHNOLOGY does not assume any liability arising out of the application or use of any product or circuit described herein; nor does ALPHI TECHNOLOGY convey any license under its patent rights or the rights of others.

ALPHI TECHNOLOGY CORPORATION

All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted in advance.

TABLE OF CONTENTS

1. (GENERAL DESCRIPTION	1
1.1		1
1.2	FUNCTIONAL DESCRIPTION	1
	REFERENCE MATERIALS LIST	
2. F	HOST (CPCI) SIDE	6
	CPCI CONFIGURATION REGISTERS	
2.2	CPCI BASE ADDRESS REGISTERS	6
	CPCI OPERATION REGISTERS	
	C31 SIDE	
	INTERNAL ORGANIZATION	
3.3	DUAL PORT MEMORY	
	IP INTERFACE and PAGED MEMORY	
3.5	DSP MEMORY AND REGISTER MAP SUMMARY	9
	RESET SIGNALS	
	LOCAL DSP INTERRUPT SOURCES	
<i>4.</i> .	JUMPER DESCRIPTIONS	13
5. L	LED INDICATORS	14
	CONNECTIONS	
	IP I/O CONNECTORS	
	SERIAL RS232 PORT (P4)	
	SERIAL RS422 / RS485 PORT (P3)	
	DSP SERIAL PORT (P15)	
	EMULATOR CONNECTION (P17)	
	32 BIT CPCI BUS (J1)	
6.7	Backplane I/O Connections (J4 and J5)	16
	FACTORY USE (P16)	
	STANDALONE OPERATION	
	CPCI RESET	
	CPCI BUS CLOCK	21

1. GENERAL DESCRIPTION

1.1 INTRODUCTION

The **CPCI-QIPC** is a CPCI expansion card in a 6U form factor. The **CPCI-QIPC** provides mechanical support and the electrical interfaces for four single width IP modules, or two double width IP modules. Multiple **CPCI-QIPC** boards may be installed in a single system. The primary features of the **CPCI-QIPC** are as follows:

- Support for up to four IP modules
- 8 MHz or 32 MHz IP operation via jumper selection
- On board DSP C31 to offload I/O operation from host or standalone applications
- Direct memory mapped control of DSP from CPCI bus via AMCC 5933 PCI Chip
- Direct dual ported memory access from CPCI bus and C31 (up to 4 Mbytes)
- Full interrupt support of host and DSP C31
- Supports double-wide form factor IndustryPack®
- Front panel I/O connectors for all IPs

1.2 FUNCTIONAL DESCRIPTION

A functional block diagram of the **CPCI-QIPC** is presented below in Figure 1-1. The jumper placement is depicted in Figure 1-2 and the connector placement in Figure 1-3. The **CPCI-QIPC** can operate as a slave that is managed by the host processor on the CPCI bus or it can operate in a standalone mode of operation without a host. The IP modules share a common clock that can be jumpered for 8 or 32 MHz operation. Each pair of single width IPs, or each double width IP is individually selectable as to clock rate.

The **CPCI-QIPC** is supported by ALPHI Technology under *Windows NT* by a **Board Support Package** which is supplied with the card. Other documentation supplied with the card will describe this support in full detail.

The card is also supported by a **DSP Support Library** providing the following features:

- Common access routines for communications with the host
- Mapping C language standard input and output by the DSP to the onboard 8530 serial chip
- Identify the applicable card resources and parameters

All these are provided in a manner consistent across ALPHI Technology platforms. Other documentation supplied with the card will describe the support in full detail.

A bootloader provided on the card allows for control by the HOST and for independent operation in stand alone operation. User code can be downloaded to FLASH memory and booted automatically on reset. Access to the card can be made both by the HOST CPCI bus and serially through the 8530.




Figure 1.1: Block Diagram




Figure 1.2: Jumper Locations

ALPHI TECHNOLOGY CORP.

Page 3




Figure 1.3: Connector Locations

ALPHI TECHNOLOGY CORP.

Page 4

1.3 REFERENCE MATERIALS LIST

The reader should refer to the PCI Local Bus Specification for a detailed explanation of the PCI bus architecture and timing requirements. This specification is available from the following source:

PCI Special Interest Group PO Box 14070 Portland, OR 97214 Tel: (800) 433-5177 Tel: (503) 797-4207 Fax: (503) 234-6762

The reader is also referred to the S5933 PCI Controller data book:

AMCC Applied Micro Circuits Corporation 6195 Lusk Boulevard San Diego, CA 92121-2793 Tel: (800) 755-2622 http://www.amcc.com

WindowsNT and Windows95 Programming Tools:

BlueWater Systems 144 Railroad Ave. Suite #217 Edmonds, WA 98020 Tel: (206) 771-3610 Fax: (206) 771-2742 E-Mail: <u>info@bluewatersystems.com</u> Web: http://www.bluewatersystems.com

2. HOST (CPCI) SIDE

2.1 CPCI CONFIGURATION REGISTERS

The card presents the following configuration values to the CPCI system, based on the values stored in the NVRAM device read by the AMCC PCI interface chip.

Register	Value (Meaning)
Vendor ID	0x13c5 (ALPHI Technology)
Device ID	0x0201 (CPCI-QIPC)
Revision ID	0x00
Class Code	0xff0000 (Device does not fit into defined class codes)
Interrupt Line	Oxff
Interrupt Pin	A
Multifunction Device	No
Build In Self Test	No
Latency Timer	0x00
Minimum Grant	0x00
Maximum Latency	0x00
Expansion ROM Size	None

Table 2.1: PCI Configuration Registers

2.2 CPCI BASE ADDRESS REGISTERS

The card requests base address regions from the CPCI system after RESET, based on the values stored in the NVRAM device read by the AMCC PCI interface chip.

The decode addresses of these regions are assigned by the host processor. The **CPCI-QIPC** uses 3 of the 5 AMCC mapped base address registers. The AMCC is normally programmed at the factory to request the following resources from the CPCI BIOS:

BAR	From	То	Description	Туре
0	0x00000000	0x0000003F	AMCC PCI Operation Registers	MEM
1	0x00000000	0x00FFFFFF	Reserved for future use	MEM
3	0x00000000	0x003FFFFF	Dual Port Memory	MEM
3	0x00400000	0x01FFFFFF	Reserved for future use	MEM

Table 2.2: Base Addresses and Use

NOTE: The AMCC has been programmed to request memory above 1 Mbytes.

2.3 CPCI OPERATION REGISTERS

The host processor communicates with the **CPCI-QIPC** module via the AMCC pass-through interface. After the base address registers have been programmed by the CPCI configurator, incoming CPCI I/O or Memory cycles are translated into either accesses to the

ALPHI TECHNOLOGY CORP. Page 6

Ver 1.1

AMCC chip or to the Dual Port SRAM. The PCI Operation Registers of the AMCC 5933 chip are depicted below:

Offset	Register Name
0x00	OMB1 Outgoing Mailbox Register 1
0x04	OMB2 Outgoing Mailbox Register 2
0x08	OMB3 Outgoing Mailbox Register 3
0x0C	OMB4 Outgoing Mailbox Register 4
0x10	IMB1 Incoming Mailbox Register 1
0x14	IMB2 Incoming Mailbox Register 2
0x18	IMB3 Incoming Mailbox Register 3
0x1C	IMB4 Incoming Mailbox Register 4
0x20	FIFO Register Port (bi-directional)
0x24	MWAR Master Write Address Register
0x28	MWTC Master Write Transfer Counter
0x2C	MRAR Master Read Address Register
0x30	MRTC Master Read Transfer Counter
0x34	MBEF Mailbox Empty/Full Status
0x38	INTCSR Interrupt Control/Status Register
0x3C	MCSR Bus Master Control/Status Register

Table 2.2: AMCC Registers (HOST)

For more information about these registers refer to the AMCC PCI controller manual.

3. C31 SIDE

3.1 INTERNAL ORGANIZATION

The **CPCI-QIPC** card is divided into different sections. Each section and its relationship to other sections will be discussed. The **CPCI-QIPC** sections are:

- CPCI interface
- Dual Port Memory
- IP interface

3.2 CPCI INTERFACE

The local DSP processor communicates with the CPCI bus through the AMCCS9533 chip that provides bi-directional FIFO and Mailbox registers. The **CPCI-QIPC** can function as both a servant (CPCI target) or as a master (CPCI initiator) for DMA access. The following interface descriptions refer to the CPCI interface as seen by the local DSP. The AMCC registers are located at DSP address 0xf00080.

3.2.1 BI-DIRECTIONAL FIFO

Two separate FIFO data paths are implemented within the AMCCS9533, a read FIFO that allows data transfers from the module to the CPCI bus and a write FIFO that transfers data from the CPCI to the module. Size of the FIFO is 32 bit X 8. Read and write DMA access to

ALPHI TECHNOLOGY CORP. Page 7

Ver 1.1

the host can occur via the FIFO registers if it is supported by the software on the HOST and is enabled. Alternatively, the FIFO registers can utilize a polled scheme on the HOST and DSP. Both FIFOs are accessed via access to the same location as seen by the DSP, offset 0x08.

3.2.2 MAILBOX REGISTERS

The Mailbox registers of the AMCCS9533 provide a bi-directional data path that can be used to send data or software control information between the HOST and the **CPCI-QIPC** module. Interrupts can be enabled based on a specific mailbox event. There are 4 incoming mailboxes and 4 outgoing mailboxes. Each mailbox is 32 bits wide. The address offsets for the mailboxes are shown below in Table 3-1.

3.2.3 ADDITIONAL REGISTERS

The AMCC S5933 PCI controller has a set of additional registers to control and monitor the behavior of the CPCI interface.

Offset	Register Name
0x00	Incoming Mailbox Reg 1
0x01	Incoming Mailbox Reg 2
0x02	Incoming Mailbox Reg 3
0x03	Incoming Mailbox Reg 4
0x04	Outgoing Mailbox Reg 1
0x05	Outgoing Mailbox Reg 2
0x06	Outgoing Mailbox Reg 3
0x07	Outgoing Mailbox Reg 4
0x08	Add-on FIFO port
0x09	Bus master write Address Register
0x0A	Add-on Pass through Address
0x0B	Add-on Pass trough Data
0x0C	Bus master read Address Register
0x0D	Add-on Mailbox Empty/full Status
0x0E	Add-on Interrupt Control
0x0F	Add-on General Control/Status Register

The address offsets of these registers are shown below in Table 3-1.

Table 3.1: AMCC Registers (DSP)

For more information about these registers refer to the AMCC PCI controller manual.

3.3 DUAL PORT MEMORY

The dual port ram is directly accessed via memory writes and reads to locations in the range 00B00000h - 00BFFFFFh if 1 MWORD of memory is installed. This memory operates at 3 or more wait states of the C31, with more when the HOST is accessing it as well. The HOST has priority during arbitration for a given cycle.

ALPHI TECHNOLOGY CORP. Page 8

Ver 1.1

3.4 IP INTERFACE and PAGED MEMORY

The ID and IO space for the IPs are directly accessed based on the memory map below. IP memory space is overlaid with the EPROM and FLASH space, and is controlled via the register CTRL 1.

NAME	START	END	DATA	R/W	COMMENTS
SRAM	\$000000	\$01FFFF	D00-D31	R/W	Zero wait state static RAM
EPROM	\$400000	\$47FFFF	D00-D07	R/W	512K x 8
FLASH	\$480000	\$49FFFF	D00-D07	R/W	Software write protected
IPMEMSL_A	\$400000	\$7FFFFF	D00-D15	R/W	IP_A memory (8 Mbytes)
IPMEMSL_B	\$400000	\$7FFFFF	D00-D15	R/W	IP_B memory (8 Mbytes)
IPMEMSL_C	\$400000	\$7FFFFF	D00-D15	R/W	IP_C memory (8 Mbytes)
IPMEMSL_D	\$400000	\$7FFFFF	D00-D15	R/W	IP_D memory (8 Mbytes)
DP_SRAM	\$B00000	\$BFFFFF	D00-D31	R/W	Dual Port SRAM (4Mbytes)
CTRL1	\$F00000	\$F00000	D01-D03	W	Controls internal settings
CTRL2	\$F00002	\$F00002	D01-D03	W	Controls internal settings
C31_STAT1	\$F00008	\$F00008	D00-D07	R	IP interrupt status
C31_STAT2	\$F00009	\$F00009	D00-D07	R	IP DMA status
C31_STAT3	\$F0000A	\$F0000A	D00-D07	R	Miscellaneous status
BERR_RST	\$F00028	\$F00028	D00-D07	W	Reset Bus Error Status
IPSTROBE	\$F00038	\$F00038	D00-D31	W	Assert *IPSTROBE
SCC8530	\$F00040	\$F00043	D00-D07	R/W	Serial communication port
AMCC	\$F00080	\$F000FF	D00-D31	R/W	AMCC REGISTERS
IDSEL_A	\$F00400	\$F0043F	D00-D15	R/W	IP_A ID Space
INTGNT_A	\$F00440	\$F0047F	D00-D07	R	Interrupt vector from IP_A
IOSEL_A	\$F00480	\$F004BF	D00-D15	R/W	IP_A I/O Space
IDSEL_B	\$F00500	\$F0053F	D00-D15	R/W	IP_B ID Space
INTGNT_B	\$F00540	\$F0057F	D00-D07	R	Interrupt vector from IP_B
IOSEL_B	\$F00580	\$F005BF	D00-D15	R/W	IP_B I/O Space
IDSEL_C	\$F00600	\$F0063F	D00-D15	R/W	IP_C ID Space
INTGNT_C	\$F00640	\$F0067F	D00-D07	R	Interrupt vector from IP_C
IOSEL_C	\$F00680	\$F006BF	D00-D15	R/W	IP_C I/O Space
IDSEL_D	\$F00700	\$F0073F	D00-D15	R/W	IP_D ID Space
INTGNT_D	\$F00740	\$F0077F	D00-D07	R	Interrupt vector from IP_D
IOSEL_D	\$F00780	\$F007BF	D00-D15	R/W	IP_D I/O Space

3.5 DSP MEMORY AND REGISTER MAP SUMMARY

Table 3.2: DSP Memory Map

Page 9

3.5.1 CTRL1 (Write Only)

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
				BANKSEL1	BANKSEL0	32BIT_AB	FLASH
FLASH,	BANKSE						

The FLASH and EPROM, and the four IP memory spaces are all paged into a common DSP address range starting at 0x400000. Selection of the appropriate page is accomplished by programming the FLASH, BANKSEL0, and BANKSEL1 bits.

CTRL1	Page Selection
0x0	FLASH and EPROM (default)
0x1	IP_A Memory Space
0x5	IP_B Memory Space
0x9	IP_C Memory Space
0xD	IP_D Memory Space

 Table 3-3: Memory Page Selection

32BIT_AB 32-bit Width Enable

Setting this bit to a one enables the IP interface A and B for 32-bit transfers. Setting this bit to a zero disables the 32-bit transfers (default setting). This bit must be set to a one when using a double width IP. Note that the DSP always reads or writes in 32-bits, however only the lower 16 bits are valid when $32BIT_AB = 0$.

3.5.2 CTRL2 (Write Only)

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
				EXTRIG_EN	CBERR_EN	32BIT_CD	TCLK1_EN
TCLK1_EN, EXTRIG_EN Signal routing to IPSTROBE					IPSTROBE		

See the following table for routing signals to *IPSTROBE.

TCLK1_EN,	EXTRIG_EN	Result
0	0	Connect DSP Timer 1 output to *IPSTROBE
1	0	Software writes to register IPSTROBE (0xF00038) output to *IPSTROBE
X	1	External TTL trigger on W13 output to *IPSTROBE
	00 1:014	

32BIT_CD 32-bit Width Enable

Setting this bit to a one enables the IP interface C and D for 32-bit transfers. Setting this bit to a zero disables the 32-bit transfers (default setting). This bit must be set to a one when using a double width IP. Note that the DSP always reads or writes in 32-bits, however only the lower 16 bits are valid when $32BIT_CD = 0$.

CBERR_EN Local Bus Error enable

Any access to a non-existent IP will never complete since no device will assert *IPACK.

To prevent this from happening, and hanging the DSP, any access to an IP also starts a timer to ensure that the cycle completes. The fact that a cycle has timed out has occurred is reported in C31_STAT3, and can be cleared by writing to BERR_RST.

ALPHI TECHNOLOGY CORP. Page 10

Ver 1.1

If this bit is set, an IP interrupt is generated. Otherwise, no interrupt is generated.

3.5.3 C31_STAT1 INTERRUPT STATUS REGISTER (Read Only)

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
IP_D	IP_D	IP_C	IP_C	IP_B	IP_B	IP_A	IP_A
IREQ1	IREQ0	IREQ1	IREQ0	IREQ1	IREQ0	IREQ1	IREQ0

Each IP module can generate two different interrupts. When any Industry Pack generates an interrupt, the corresponding interrupt is ORed with other pending interrupts. The DSP can read this register to determine which interrupts are pending.

3.5.4 C31_STAT2 DMA STATUS REGISTER (Read Only)

BIT 07	BIT 06	BIT 05	BIT 04	BIT 03	BIT 02	BIT 01	BIT 00
IP_D	IP_D	IP_C	IP_C	IP_B	IP_B	IP_A	IP_A
DMA1	DMA0	DMA1	DMA0	DMA1	DMA0	DMA1	DMA0

The Industry Pack Specification allows for the possibility for an IP to request a DMA transfer. The **CPCI-QIPC** does not directly support this option. However it is possible for the DSP to recognize a DMA request by polling the C31 STAT2 register. There is no interrupt support or direct DMA support by the DSP.

3.5.5 C31_STAT3 MISCELLANEOUS STATUS REGISTER (Read Only)

Jumper Jumper CBEF	BIT 07
W7 W8	

CBERR Bus Error Status

The DSP C31 can read this status register to know that a access to an IP has not responded by asserting *IPACK. This status is reset with a write to BERR_RST.

JUMPER W3, W5 Status of Hardware Jumpers

These hardware jumpers are available for the use of the customer. If the jumper is installed, the bit reads as a 0.

3.5.6 BERR_RST (Write Strobe Only)

A write to this location will reset the CBERR bit in the C31_STAT3 register.

3.5.7 IPSTROBE (Write Strobe Only)

If the CTRL2 Register is configured to allow it, a write to this location will trigger a pulse on the *IPSTROBE line to all the IPs.

3.5.8 SERIAL PORT (Read / Write)

The DSP processor on the **CPCI-QIPC** has access to a SCC85C30 serial communication controller. The 8530 provides an RS232C asynchronous serial communication port and an RS422 port.

ALPHI TECHNOLOGY CORP. Page 11

Ver 1.1

The bootloader and hardware support libraries supplied with the **CPCI-QIPC** utilizes the RS232C port for a console for standard input and output by the DSP. The customer may alternatively wish to write his own software to use this port. Examples are provided in the **Board Support Package**.

There is hardware support for many RS422 and RS485 applications including HDLC, SDLC, and multidrop configurations. Clocking can be provided externally or internally.

3.6 RESET SIGNALS

The **CPCI-QIPC** can be reset from two different sources:

- At power on, the watchdog timer will hold the C31 RESET line and the IP reset lines low for 200 ms.
- The AMCC has a bit called SYSRST which the HOST can toggle to reset the DSP and IP resets. Software should hold the RESET asserted for 200 mS to meet the IP specifications

3.7 LOCAL DSP INTERRUPT SOURCES

The local DSP has four interrupt lines. The source of each interrupt is listed in the table below. Additionally, at reset, the INT1 line is pulsed to tell the C31 to find the EPROM image at 0x400000 (if boot mode is MC).

SOURCE	ENABLE SIGNAL	INTERRUPT LEVEL
SCC8530	Inside SCC8530	INT0
Bus Error	CBERR_EN	INT0
AMCC	Inside 5933	INT1
AMCC FIFO:	None	INT2
WR not Full		
RD not Empty		
IP interrupt	None	INT3

Table 3-4

4. JUMPER DESCRIPTIONS

JUMPER	FACTORY SETTING	DESCRIPTION	
W1	None	Factory use only.	
W2	1-2	EPROM Addressing: 1-2 for 1 and 4 MB; 2-3 for 1 MB	
		only.	
W3	None	RS422 Driver Mode. If present, drive both outputs on	
		RTS; otherwise drive always. Drive always is default.	
W4	2-3	Select output to RS422 pair 4 and 5. 1-2 to output	
		TXCLK generated by 8530. 2-3 to output RTS from the	
		8530. RTS is default.	
W5	2-3	Select input from RS422 pair 7 and 8. 1-2 to connect	
		to receive clock of 8530; 2-3 to connect to CTS of	
		8530. CTS is default.	
W6	None	External trigger to generate *IPSTROBE pulse, if	
		enabled in CTRL2 register.	
W7	None	Available to user for software configuration. The state	
		is available in C31_STAT3.	
W8	None	Available to user for software configuration. The state	
		is available in C31_STAT3.	
W9	None	When shorted, provides DSP and IP reset.	
W10	None	Not installed when DSP operates at 32 MHz and U26	
		is installed; installed when U26 is not installed for	
		custom DSP frequency.	
W11	2-3	IP C, D Clock Speed. 1-2 for 32 MHz, 2-3 for 8 MHz. 8	
		MHz is default.	
W12	2-3	IP A, B Clock Speed. 1-2 for 32 MHz, 2-3 for 8 MHz. 8	
		MHz is default.	
W13	None	DSP Boot Mode: MC/~MP. The card's boot	
		mechanism is designed to operate in MC mode,	
		booting from the EPROM.	
W14	1-2	Shorted when DSP operates at 32 MHz and OSC3 not	
		installed; not when OSC3 installed for custom DSP	
		frequency.	
W15	None	If installed, connects 32 MHz clock to PCI clock for	
		stand alone operation and access to AMCC. Hosted	
1446	<u> </u>	operation is default.	
W16	None	If installed, forces PCI reset high for stand alone	
		operation. Hosted operation is default.	

Table 4.1 Jumper Descriptions

ALPHI TECHNOLOGY CORP.

5. LED INDICATORS

There are six LED indicators visible at the CPCI card bracket. They are marked with a legend on the bracket.

The LEDs have the following meanings:

LEGEND	Meaning	LEGEND	Meaning
D	DSP is accessing IP D.	С	DSP is accessing IP C.
R	DSP is reading a register	W	DSP is writing a register
	in the AMCC.		in the AMCC.
В	DSP is accessing IP B.	A	DSP is accessing IP A.

Table 5.1 LED Descriptions

6. CONNECTIONS

6.1 IP I/O CONNECTORS

50 pin subminiature D shelled connectors are used to route all the IP I/O signals off the card. ALPHI Technology can supply transition modules and cable assemblies to meet any special requirements. Contact the factory for additional information.

Connectors are manufactured by AMP and the style is CHAMP.

Use	Model
On PC Board	787096-1
Suggested Plug	787131-1
Suggested Shell	787133-2

Table 6.1: I/O Connector Model Numbers




Figure 6.1: IP I/O CONNECTORS

The I/O signals for all four IPs are directly routed off the card through the front panel.

6.2 SERIAL RS232 PORT (P4)

A 9 pin subminiature D shelled connector is used to route the RS232 signals off the card. Port A of the 8530 is configured as the RS232 port, and it serves as the console output for

ALPHI TECHNOLOGY CORP. Page 14

Ver 1.1

the bootloader and any DSP programs linked with the ALPHI_IO.LIB library discussed in the **DSP Support Library**.

Connectors are manufactured by ITT Cannon.

Use	Model
On PC Board	MDSM-9PE-C10
Suggested Plug	MDSM-9SC-Z11

Table 6.2: Serial Connector Model Numbers

The pinout is described in the table below.

Pin	Description	Pin	Description
1	No Connection	2	Transmit Data
3	Receive Data	4	Clear To Send
5	Ground	6	Request To Send
7	Ground	8	No Connection
9	No Connection		

Table 6.3: Serial RS232 Port (P4)




Figure 6.2: Serial RS232 Port (P4)

6.3 SERIAL RS422 / RS485 PORT (P3)

Port B of the 8530 is configured as a combination RS422 / RS485 port and is output from the board with a RJ-45 jack. The port can be configured to communicate with many other devices in a dedicated direct link as well as a multidrop link, depending on jumper settings. The pinout is described in the table below.

Pin	Direction	Description	Pin	Direction	Description
1	Output	Transmit Data +	2	Output	Transmit Data -
3	Input	Receive Data +	4	Output	RTS + or TXCLK +
5	Output	RTS – or TXCLK -	6	Input	Receive Data -
7	Input	CTS + or RXCLK +	8	Input	CTS - or RXCLK -

Table 6.4: Serial RS422 / RS485 Port (P3)

6.4 DSP SERIAL PORT (P15)

The serial shift register of the DSP is also available for use as desired by the customer. The input and outputs are connected to 55194 and 55195 bipolar line drivers and receivers as

ALPHI TECHNOLOGY CORP. Page 15

Ver 1.1

shown in the following table. The signals are output off the board through a 2x8 100 mil header. See the DSP Processor manual for details on how to use the serial port.

Pin	Description	Pin	Description
1	FSR0 -	2	FSX0 +
3	FSR0 +	4	FSX0 -
5	Ground	6	Ground
7	DR0 -	8	DX0 +
9	DR0 +	10	DX0 -
11	Ground	12	Ground
13	CLKR0 -	14	CLKX0 +
15	CLKR0 +	16	CLKX0 -

Table 6.5: DSP Serial Port (P15)

6.5 EMULATOR CONNECTION (P17)

This connector is used to connect the emulator to the C31 DSP. It follows the standard form as described by TI in their processor manual.

6.6 32 BIT CPCI BUS (J1)

This connector plugs into the backplane and provides the standard CPCI signals for all CPCI systems.

6.7 Backplane I/O Connections (J4 and J5)

The board is designed to optionally output the I/O lines from the IPs out the back panel if desired by the customer. By installing jumper blocks on the 20 headers H1 – H20, the IP I/O lines are connected to J4 and J5. Alternatively, the customer can wirewrap a custom pinout if desired.

IP I/O Line	Header and Pin	Header and Pin	Backplane and Pin
IP_A:1	H20:19	H20:20	J4:11
IP_A:2	H19:19	H19:20	J4:36
IP_A:3	H18:19	H18:20	J4:61
IP_A:4	H17:19	H17:20	J4:86
IP_A:5	H16:19	H16:20	J4:111
IP_A:6	H20:17	H20:18	J4:10
IP_A:7	H19:17	H19:18	J4:35
IP_A:8	H18:17	H18:18	J4:60
IP_A:9	H17:17	H17:18	J4:85
IP_A:10	H16:17	H16:18	J4:110
IP_A:11	H20:15	H20:16	J4:9
IP_A:12	H19:15	H19:16	J4:34
IP_A:13	H18:15	H18:16	J4:59
IP_A:14	H17:15	H17:16	J4:84
IP_A:15	H16:15	H16:16	J4:109
IP_A:16	H20:13	H20:14	J4:8
IP_A:17	H19:13	H19:14	J4:33
IP_A:18	H18:13	H18:14	J4:58
IP_A:19	H17:13	H17:14	J4:83
IP_A:20	H16:13	H16:14	J4:108
IP A:21	H20:11	H20:12	J4:7
IP_A:22	H19:11	H19:12	J4:32
IP_A:23	H18:11	H18:12	J4:57
IP_A:24	H17:11	H17:12	J4:82
IP A:25	H16:11	H16:12	J4:107
IP A:26	H20:9	H20:10	J4:6
IP_A:27	H19:9	H19:10	J4:31
IP_A:28	H18:9	H18:10	J4:56
IP_A:29	H17:9	H17:10	J4:81
IP_A:30	H16:9	H16:10	J4:106
IP_A:31	H20:7	H20:8	J4:5
IP_A:32	H19:7	H19:8	J4:30
IP_A:33	H18:7	H18:8	J4:55
IP_A:34	H17:7	H17:8	J4:80
IP_A:35	H16:7	H16:8	J4:105
IP_A:36	H20:5	H20:6	J4:4
IP A:37	H19:5	H19:6	J4:29
IP_A:38	H18:5	H18:6	J4:54
IP A:39	H17:5	H17:6	J4:79
IP_A:39 IP_A:40	H16:5	H16:6	J4:104
IP_A:40	H20:3	H10.0 H20:4	J4:3
IP_A:41	H19:3	H19:4	J4:28
IP_A:42 IP_A:43	H18:3		
IP_A:43 IP_A:44		H18:4	J4:53
	H17:3	H17:4	J4:78 J4:103
IP_A:45	H16:3	H16:4	
IP_A:46	H20:1	H20:2	J4:2
IP_A:47	H19:1	H19:2	J4:27
IP_A:48	H18:1	H18:2	J4:52
IP_A:49	H17:1	H17:2	J4:77
IP_A:50	H16:1	H16:2	J4:102

IP I/O Line	Header and Pin	Header and Pin	Backplane and Pin
IP_B:1	H15:19	H15:20	J4:25
IP_B:2	H14:19	H14:20	J4:50
IP_B:3	H13:19	H13:20	J4:75
IP_B:4	H12:19	H12:20	J4:100
IP_B:5	H11:19	H11:20	J4:125
IP_B:6	H15:17	H15:18	J4:24
IP_B:7	H14:17	H14:18	J4:49
IP_B:8	H13:17	H13:18	J4:74
IP_B:9	H12:17	H12:18	J4:99
IP_B:10	H11:17	H11:18	J4:124
IP_B:11	H15:15	H15:16	J4:23
IP_B:12	H14:15	H14:16	J4:48
IP_B:13	H13:15	H13:16	J4:73
IP_B:14	H12:15	H12:16	J4:98
IP_B:15	H11:15	H11:16	J4:123
IP_B:16	H15:13	H15:14	J4:22
IP_B:17	H14:13	H14:14	J4:47
IP_B:18	H13:13	H13:14	J4:72
IP_B:19	H12:13	H12:14	J4:97
IP_B:20	H11:13	H11:14	J4:122
IP_B:21	H15:11	H15:12	J4:21
IP_B:22	H14:11	H14:12	J4:46
IP_B:23	H13:11	H13:12	J4:71
IP_B:24	H12:11	H12:12	J4:96
IP_B:25	H11:11	H11:12	J4:121
IP_B:26	H15:9	H15:10	J4:20
IP_B:27	H14:9	H14:10	J4:45
IP_B:28	H13:9	H13:10	J4:70
IP_B:29	H12:9	H12:10	J4:95
IP_B:30	H11:9	H11:10	J4:120
IP_B:31	H15:7	H15:8	J4:19
IP B:32	H14:7	H14:8	J4:44
IP_B:33	H13:7	H13:8	J4:69
IP_B:34	H12:7	H12:8	J4:94
IP_B:35	H11:7	H11:8	J4:119
IP_B:36	H15:5	H15:6	J4:18
IP B:37	H14:5	H14:6	J4:43
IP_B:38	H13:5	H13:6	J4:68
IP_B:39	H12:5	H12:6	J4:93
IP_B:40	H11:5	H11:6	J4:118
IP B:41	H15:3	H15:4	J4:17
IP_B:42	H14:3	H14:4	J4:42
IP_B:43	H13:3	H13:4	J4:67
IP_B:44	H12:3	H12:4	J4:92
IP_B:45	H11:3	H11:4	J4:117
IP_B:46	H15:1	H15:2	J4:16
IP_B:47	H14:1	H14:2	J4:41
IP B:48	H13:1	H13:2	J4:66
IP_B:49	H12:1	H12:2	J4:91
IP B:50	H11:1	H11:2	J4:116
п_D.00		1111.2	J.110

Ver 1.1

IP I/O Line	Header and Pin	Header and Pin	Backplane and Pin
IP_C:1	H10:19	H10:20	J5:11
IP_C:2	H9:19	H9:20	J5:33
IP_C:3	H8:19	H8:20	J5:55
IP_C:4	H7:19	H7:20	J5:77
IP_C:5	H6:19	H6:20	J5:99
IP_C:6	H10:17	H10:18	J5:10
IP_C:7	H9:17	H9:18	J5:32
IP_C:8	H8:17	H8:18	J5:54
IP_C:9	H7:17	H7:18	J5:76
IP_C:10	H6:17	H6:18	J5:98
IP_C:11	H10:15	H10:16	J5:9
IP_C:12	H9:15	H9:16	J5:31
IP_C:13	H8:15	H8:16	J5:53
IP_C:14	H7:15	H7:16	J5:75
IP_C:15	H6:15	H6:16	J5:97
IP_C:16	H10:13	H10:14	J5:8
IP_C:17	H9:13	H9:14	J5:30
IP_C:18	H8:13	H8:14	J5:52
IP_C:19	H7:13	H7:14	J5:74
IP_C:20	H6:13	H6:14	J5:96
IP_C:21	H10:11	H10:12	J5:7
IP_C:22	H9:11	H9:12	J5:29
IP_C:23	H8:11	H8:12	J5:51
IP_C:24	H7:11	H7:12	J5:73
IP_C:25	H6:11	H6:12	J5:95
IP_C:26	H10:9	H10:10	J5:6
IP_C:27	H9:9	H9:10	J5:28
IP_C:28	H8:9	H8:10	J5:50
IP C:29	H7:9	H7:10	J5:72
IP_C:30	H6:9	H6:10	J5:94
IP_C:31	H10:7	H10:8	J5:5
IP_C:32	H9:7	H9:8	J5:27
IP_C:33	H8:7	H8:8	J5:49
IP_C:34	H7:7	H7:8	J5:71
IP_C:35	H6:7	H6:8	J5:93
IP C:36	H10:5	H10:6	J5:4
IP C:37	H9:5	H9:6	J5:26
IP_C:38	H8:5	H8:6	J5:48
IP_C:39	H7:5	H7:6	J5:70
IP_C:40	H6:5	H6:6	J5:92
IP_C:41	H10:3	H10:4	J5:3
IP_C:42	H9:3	H9:4	J5:25
IP_C:43	H8:3	H8:4	J5:47
IP_C:44	H7:3	H7:4	J5:69
IP_C:45	H6:3	H6:4	J5:91
IP_C:46	H10:1	H10:2	J5:2
IP_C:47	H9:1	H9:2	J5:24
IP_C:48	H8:1	H8:2	J5:46
IP_C:49	H7:1	H7:2	J5:68
IP C:50	H6:1	H6:2	J5:90
IF_0.00	110.1	110.2	33.30

IP I/O Line	Header and Pin	Header and Pin	Backplane and Pin
IP_D:1	H5:19	H5:20	J5:22
IP_D:2	H4:19	H4:20	J5:44
IP_D:3	H3:19	H3:20	J5:66
IP_D:4	H2:19	H2:20	J5:88
IP_D:5	H1:19	H1:20	J5:110
IP_D:6	H5:17	H5:18	J5:21
IP_D:7	H4:17	H4:18	J5:43
IP_D:8	H3:17	H3:18	J5:65
IP_D:9	H2:17	H2:18	J5:87
IP_D:10	H1:17	H1:18	J5:109
IP_D:11	H5:15	H5:16	J5:20
IP_D:12	H4:15	H4:16	J5:42
IP_D:13	H3:15	H3:16	J5:64
IP_D:14	H2:15	H2:16	J5:86
IP_D:15	H1:15	H1:16	J5:108
IP_D:16	H5:13	H5:14	J5:19
IP_D:17	H4:13	H4:14	J5:41
IP_D:18	H3:13	H3:14	J5:63
IP_D:19	H2:13	H2:14	J5:85
IP_D:20	H1:13	H1:14	J5:107
IP_D:21	H5:11	H5:12	J5:18
IP_D:22	H4:11	H4:12	J5:40
IP_D:23	H3:11	H3:12	J5:62
IP_D:24	H2:11	H2:12	J5:84
IP_D:25	H1:11	H1:12	J5:106
IP D:26	H5:9	H5:10	J5:17
IP_D:27	H4:9	H4:10	J5:39
IP_D:28	H3:9	H3:10	J5:61
IP_D:29	H2:9	H2:10	J5:83
IP_D:30	H1:9	H1:10	J5:105
IP_D:31	H5:7	H5:8	J5:16
IP_D:32	H4:7	H4:8	J5:38
IP_D:33	H3:7	H3:8	J5:60
IP_D:34	H2:7	H2:8	J5:82
IP_D:35	H1:7	H1:8	J5:104
IP D:36	H5:5	H5:6	J5:15
IP D:37	H4:5	H4:6	J5:37
IP_D:38	H3:5	H3:6	J5:59
IP_D:39	H2:5	H2:6	J5:81
IP_D:40	H1:5	H1:6	J5:103
IP_D:40	H5:3	H5:4	J5:14
IP D:42	H4:3	H4:4	J5:36
IP_D:42	H3:3	H3:4	J5:58
IP_D:43	H2:3	H2:4	J5:80
IP_D:44	H1:3	H2.4 H1:4	J5:102
IP_D:46	H5:1	H5:2	J5:13
IP_D:46	H4:1	H4:2	J5:35
IP_D:48	H3:1	H3:2	J5:57
IP_D:49	H2:1	H2:2	J5:79
IP_D:50	H1:1	H1:2	J5:101

6.8 FACTORY USE (P16)

This connector is used at the factory for programming the FPGA.

7. STANDALONE OPERATION

When the board is operated without a CPCI HOST, two signals must be driven in order to assure correct operation. These signals are provided by placing the correct jumpers on the board when in stand alone operation. If the board is returned to a PCI hosted environment, these jumpers must be removed, or they will interfere with the correct operation of the PCI host.

When the board is operated in stand alone mode, the board can by operated under an emulator and by downloading and executing programs via the serial port under control of the bootloader.

7.1 CPCI RESET

This signal must be pulled high by inserting a jumper in location W16 for stand alone operation. In a hosted environment, it must be removed.

7.2 CPCI BUS CLOCK

The AMCC requires that a CPCI BUS clock be present for its internal operation. This signal must be driven by the internal clock oscillator when operated in stand alone operation. This is accomplished by inserting a jumper in location W15 for stand alone operation. In a hosted environment, it must be removed.